3D-stackable Crossbar Resistive Memory based on Field Assisted Superlinear Threshold (FAST) Selector

Sung Hyun Jo, Tanmay Kumar, Sundar Narayanan, Wei D. Lu and Hagop Nazarian
Crossbar Inc. 3200 Patrick Henry Dr. Suite 110, Santa Clara, CA 95054
Tel: (408) 884-0281, Fax: (408) 884-0283, Email: sung-hyun.jo@crossbar-inc.com

Abstract

We report the integration of 3D-stackable 1S1R passive crossbar RRAM arrays utilizing a Field Assisted Superlinear Threshold (FAST) selector. The sneak path issue in crossbar memory integration has been solved using the highest reported selectivity of $10^{10}$. Excellent selector performance is presented such as extremely sharp switching slope of $<5$ mV/dec., selectivity of $10^{10}$, sub-50ns operations, $>100$M endurance and processing temperature less than 300°C. Measurements on the 4Mb 1S1R crossbar array show that the sneak current is suppressed below 0.1nA, while maintaining $10^2$ memory on/off ratio and $>10^6$ selectivity during cycling, enabling high density memory applications.

Introduction

For ultra-high density nonvolatile memory applications (>1Tb), 3D-stackable 1TnR or 1S1R structures is needed. Suppressing the leakage (sneak) current in 1TnR or 1S1R crossbar arrays has been a main challenge for high density RRAM development. Various selector devices such as tunneling diode [1], bidirectional varistor [2], MIEC [3] and Ovonic threshold switch [4] have been proposed. Key requirements of selectors include high selectivity ($\Delta I@V_R$, 1/2$V_R$), steep turn on slope, high current density, fast turn on and recovery and high endurance. Previous reported selector devices showed selectivity of 150 ~ $10^5$ and turn on slope of 60 ~ 450mV/Dec. In this work, we present a FAST selector with selectivity of $~10^{10}$, turn on slope $<5$ mV/dec, fast turn on and recovery ($<50$ns). Furthermore, 4Mb 1S1R RRAM arrays are demonstrated with large memory on/off ratio and selectivity.

Selector Device

The FAST selector utilizes a superlinear threshold layer (STL) in which a conduction path is formed at the threshold electric field. The device provides bidirectional volatile switching with large resistance ratio, high turn on current and steep turn on slope, as shown in Fig. 1. The measured selectivity for the 100nm x 100nm device is $>10^7$, and is limited by the test setup. The switching slope is extremely sharp and is less than 5mV/dec. (Fig. 2), which is
Fig. 5. Threshold voltage (V_{TH}) distribution of FAST selectors within a wafer. Target V_{TH}: 0.6V.

Fig. 6. Reliable switching was still maintained in 15nm x 100nm devices.

Fig. 7. Cycling test of FAST selectors. The selectors can be reliably cycled over 100M cycles while maintaining > 10^6 on/off ratio (test limited).

Beneficial to array level operations (e.g., larger read voltage margin, faster read). The threshold voltages (V_{TH}) of the selector can be tuned by controlling either the STL thickness or device structure (Figs. 3-4). Fig. 5 shows good device uniformity and tight V_{TH} distribution. Reliable switching can be maintained in 15nm x 100nm devices (Fig. 6) with current density > 5x10^6 A/cm^2. The selector can reliably switch over 100M cycles (Fig. 7). To test disturb at half-selected bias, a constant DC stress at 0.5V_{TH} was applied for a two hour-long period, which did not turn-on the device (Fig. 8). For voltage above V_{TH}, the switching speed is faster than 50ns with the on-off transition time less than 5ns (Fig. 9). The device can quickly recover to the off state once the voltage is removed, with a recovery time < 50ns (Fig. 10). Once a device switches to the on-state, a much smaller hold voltage (V_{H}) is required to deliver a target current I_p (Fig. 11 (a)). V_{H} increases as I_p increases, but it was found to be independent of V_{TH} (Fig. 11 (b)-(d)). The small (< 0.3V for 200uA) V_{H} and very large off-state resistance minimize the voltage overhead when integrated with RRAM.

Array Integration

The FAST selectors have been integrated to a passive crossbar array (Fig. 12). Even for a 4Mb crossbar array, the sneak current has been suppressed below 0.1nA at both 25°C and 125°C, demonstrating very high device yield and low leakage current. We have also successfully integrated the FAST selectors with RRAM in passive crossbar 1S1R arrays.
Fig. 11. Hold voltage ($V_{H}$) characteristics of FAST selectors. (a) Once a device switches on, a small $V_{H}$ is required for passing a specific target current (passing current $I_{P}$). (b) $I_{P}$ vs. $V_{H}$. (c) Median on resistances vs. $I_{P}$. (d) $V_{TH}$ vs. $V_{H}$.

Fig. 12. Passive crossbar array integration of FAST selectors (single cell to 4Mb array). (a) Images of the fabricated selectors. (b) I-V characteristics of the integrated selectors (isolated single cell, cells in 100Kb and 4Mb arrays) at 25°C. (c) I-V at 125°C.

Fig. 13. Passive crossbar integration of RRAM devices with FAST selectors. I-V characteristics of a single cell level (a) RRAM, (b) selector, and (c) integrated 1S1R device. (d) I-V characteristics of a 4Mb passive crossbar array based on 1S1R.

For large array integration, we developed forming-free low current ($\leq$ 20uA) RRAM cells (Fig. 13 (a)) to minimize IR drop and power consumption, and we designed selectors of which $V_{TH}$ is larger than $0.5V_{PRG}$ but smaller than $V_{PRG}$ (Fig. 13 (b)) of the RRAM to suppress sneak currents during both the program and the read operations. The integrated 1S1R device shows $> 10^5$ memory on/off ratio and $> 10^6$ selectivity (Fig. 13 (c)). The device operations can be also maintained for the 4Mb 1S1R crossbar arrays (Fig. 13 (d)), which is the largest array size demonstrated to date in a passive crossbar structure. The integrated device can reliably switch more than 100K cycles while maintaining the large memory on/off and selectivity (Fig. 14). To extract the intrinsic leakage current of an individual selector, leakage current through an entire 40Kb selector array was measured (Fig. 15 (a)). The extracted selectivity is found to be $10^{10}$ (@100nm device). Fig. 15 (a) also shows that there is no single shorted selector device within the 40Kb array. By using the same test method, we calculated the selectivity for different device areas (Fig. 15 (b)). Circuit simulations showed that the selectivity larger than $10^5$ is required to design Mb level passive crossbars (Fig. 16) and our FAST selectors surpass the requirement.
Fig. 14. Cycling demonstration of 1S1R devices. On, off states and half-selected currents are shown. The integrated 1S1R devices maintained $> 10^2$ memory on/off ratio and $> 10^6$ selectivity during the cycling.

Fig. 16. Practical passive crossbar sector size vs. selectivity. Assumed concurrent 2kb program with Icc max = 50mA.

Fig. 15. Leakage current test of selectors and the projected selectivity. (a) Leakage current through entire 40Kb devices and projected 1bit (100nm x 100nm) leakage current. Inset: Typical I-V of a selector on the same wafer. (b) The selectivity vs. device area based on the leakage current measurement.

Table 1. FAST selector summary

<table>
<thead>
<tr>
<th>Key Parameters</th>
<th>Performance</th>
</tr>
</thead>
<tbody>
<tr>
<td>Selectivity ($\Delta I @ V_R, 1/2V_R$)</td>
<td>$-10^{10}$ (@100nm)</td>
</tr>
<tr>
<td></td>
<td>$\geq 10^{11}$ (@20nm, projected)</td>
</tr>
<tr>
<td>Endurance</td>
<td>$&gt; 10^4$</td>
</tr>
<tr>
<td>Voltage overhead (Hold voltage)</td>
<td>&lt; 0.3V for passing 200uA</td>
</tr>
<tr>
<td>Switching slope</td>
<td>&lt; 5mV/dec.</td>
</tr>
<tr>
<td>Max. current density</td>
<td>$&gt; 5 \times 10^6$ A/cm$^2$</td>
</tr>
<tr>
<td>Processing Temp.</td>
<td>&lt; 300°C</td>
</tr>
</tbody>
</table>

Conclusion

As summarized in Table 1, FAST selectors offer excellent performance metrics such as the largest reported selectivity ($10^{10}$) to date, steep slope and fast turn on/recovery for high density memory applications. Functional 4Mb passive crossbar RRAM arrays have been demonstrated based on the FAST selectors.

References