

Cressbar

RRAM enabling new Era of Solid State Storage Arrays

Mehdi Asnaashari Chief System Architect, Crossbar Inc.




- NAND memory has revolutionized Storage in the past 20 years
- All-NAND Storage Arrays/Appliances have thrived in the past few years
- BUT as we all know, NAND has its own deficiencies

How Can Resistive Memory Change Storage Array Landscape?





Storage Array TODAY



3



But NAND Has Its Deficiencies

Disadvantages

PAGE PROGRAM operation is slow (~1 ms)

BLOCK ERASE operation is very slow (~10 ms)

READ LATENCY is ~100us

1,500 PE cycles

No Over-write, forcing Write Amplification

Large page size of 16-32KB

3 years data retention @ 25C

Severe scaling limitation





Crossbar RRAM Memory Overcomes NAND Deficiencies

Disadvantages

PAGE PROGRAM operation is slow (~1 ms)

BLOCK ERASE operation is very slow (~10 ms)

READ LATENCY is ~100us

1,500 write cycles

No Over-write, forcing Write Amplification of ~3

Large page size of 16-32KB

3 years data retention

Severe scaling limitation

Flash Memory Summit 2015 Santa Clara, CA

Crossbar RRAM Advantages

PAGE WRITE operation is very fast (~2 us)

No BLOCK ERASE operation

READ LATENCY of 1us

100K write cycles

Allows Over-Write of data; WA=1, no FTL, OP, GC

Small page size of 256-512B

10 years data retention

Scales below 10nm

Cressbar ^{3D RRAM}




Crossbar's RRAM Technology

Crossbar RRAM Cell

- Simple device structure using fab friendly materials and process
- Information is stored in the form of metallic nanofilament in a non-conductive layer
- · Filamentary-based switching by electric field

CMOS Integration

- Standard semiconductor manufacturing equipment
- Low temperature Back-End-Of-Line standard CMOS integration
- RRAM cell between two metal lines









Crossbar Technology – Achieving High Density

Cressbar Select





RRAM




1TnSR with n=1000's



1T1R



Storage Array in 2 years



8



What Can an RRAM based DIMM Module DO?


RRAM

- **ONFI 4 Interface**
 - 800 MT/S
- **1us Read Time**
- **2us Program Time**
- **No-Erase Required**
- Multi-Bank **Architecture**

Block Diagram

Controller


- 64-bit DDR3 IF
 - 1600 MT/s
- 16 ONFI 4 Channel BE
 - 800 MT/s
 - ECC
- No External DRAM




DIMM Module

- Interface: 64-bit DDR3 800 MHz
- **Read Performance**
 - Random Read Latency: 4us (Max)
 - 3 Million Random 4K IOPs
 - 24 Million Random 512B IOPs
- Write Performance
 - Write latency: 4us (Max without) caching)
 - 3 Million Random 4K IOPs
 - 24 Million Random 512B IOPs
 - No Erase prior to Write command
- Endurance: 10⁵ Write cycles












Storage Array in 5 years





Storage Array Comparison

NAND Based Storage Array **RRAM Based Storage Array** DRAM DIMMs Read Cache, M.2 Multi Core Variables M.2 Read Cache CPU Subsystem DDR3/4 Multi Core Variables DDR3/4 Boot **CPU** Subsystem L1 Cache Write Cache. Storage DDR3/4 DDR3/4 HBA Write Cache Processor HBA L2 Cache Tables NIC/ L3 Cache FC **DDR3/4** Super Hot Storage Hot Data Warm Data Cressbar Warm Storage Cold Storage Hot Storage Storage Pool SAS/NVMe SSD RRAM NVMe 2 Million IOPs > 20 Million IOPs **25X** Lower Read Latency >10X Higher IOPs Longer Lifetime @ 20 M IOPs **5X**





New Era for Enterprise Storage Architecture

- One RRAM device can fully saturate an ONFI 4 Bus
- 10's of Millions of IOPs in a real estate constraint system
- 100's of Millions of IOPs in a storage array
- Burden has shifted from Storage to Host/Application to generate the IOs
- How can all these IOPs be harvested effectively?
- Perhaps it's time for Distributed Computing and Micro Servers/Blades
 - Dedicated computing engines with each having 100's of GBs of Storage
 - More complex commands; query, ...





14



www.crossbar-inc.com

